

APPLICATION NO. 09/528296

March 16, 2005

YR

CLMPTO

Claim 1 (currently amended): A semiconductor device, comprising:

a substrate; and

a multilayer interconnection structure formed on said substrate,

said multilayer interconnection structure including: at least first and second interlayer insulation films provided on said substrate; and a guard ring pattern embedded in each of said first and second interlayer insulation films for blocking penetration of moisture, said guard ring pattern extending along a periphery of said substrate, said multilayer interconnection structure being planarized by using a CMP process,

wherein said guard ring pattern changes a direction thereof repeatedly and alternately in a plane parallel to said substrate,

said guard ring pattern including: a groove formed in each of said first and second interlayer insulation films, said groove changing a direction thereof repeatedly and alternatively in a plane parallel to said substrate, a conductive wall filling said groove in each of said first and second interlayer insulation films and extending from a bottom principal surface thereof to a top principal surface thereof; and a conductive pattern making a contact with a top part of said conductive wall and having a principal surface coincident to said top principal surface of said interlayer insulation film, said conductive wall changing a direction thereof repeatedly and alternately in one of a triangular wave pattern and a rectangular wave pattern in said plane in correspondence to said guard ring pattern,

said conductive wall in said first interlayer insulation film being offset with respect to said conductive wall in said second interlayer insulation film in a direction parallel to a principal surface of said substrate when viewed in a direction perpendicular to said principal surface of said substrate,

and wherein said interlayer insulation films comprise a first insulation film that supports said conductive wall laterally and a second insulation film that supports said conductive pattern laterally,

said conductive wall and conductive pattern comprising Cu,

said conductive pattern and said second insulation film having coplanar top principal surfaces,

a bottom edge of said conductive wall making an intimate contact with said top principal surface of said conductive pattern, and

said conductive pattern and said second insulation film located at a top part of said multilayer interconnection structure being covered continuously with an insulation film.

Claim 2 (original): A semiconductor device as claimed in claim 1, wherein said guarding pattern extends continuously along said periphery of said substrate.

Claim 3 (original): A semiconductor device as claimed in claim 1, wherein said conductive pattern extends in the form of a straight line along a peripheral edge of said substrate.

Claim 4 (original): A semiconductor device as claimed in claim 1, wherein said conductive pattern changes a direction thereof repeatedly and alternately in said plane in correspondence to said conductive wall.

Claims 5 and 6 (canceled)

Claim 7 (previously presented): A semiconductor device as claimed in claim 1, further comprising an etching stopper layer interposed between said first insulation film and said second insulation film.

CLAIMS 8-12 (CANCELLED)